To:

Technology Center 2800

FEB 0 9 2006

Total Pages Sent 13

From:

Jacqueline J. Gamer

Texas Instruments Incorporated

Phone: 214-532-9348

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Mansoori et al.

Art Unit:

2812

Serial No.:

10/620,492

Examiner:

Lindsay, Jr., W.

Filing Date:

07/16/2003

Docket No.:

TI-35375

Customer No.: 23494

Conf. No.:

9069

3008

Title: METHOD TO REDUCE TRANSISTOR GATE TO SOURCE/DRAIN OVERLAP

CAPACITANCE BY INCORPORATION OF CARBON

CERTIFICATION OF FACSIMILE TRANSMISSION

I hereby certify that the following papers are being transmitted by facsimile to the U.S. Patent and Trademark Office at 571-273-8300 on the date shown below:

Jacopeline J Gamer, Reg. No. 36,144

February 9, 2006

Date

FACSIMILE COVER SHEET

X FACSIMILE COVER SHEET NEW APPLICATION DECLARATION (# Pages) ASSIGNMENT (# Pages) FORMAL DRAWINGS INFORMAL DRAWINGS CONTINUATION APP'N (# Pages) DIVISIONAL APP'N		X AMENDMENT (8 Pages) X EOT 3mth (2 Pages) NOTICE OF APPEAL (# Pages) APPEAL (# Pages) ISSUE FEE (# Pages) REPLY BRIEF (IN TRIPLICATE) (# Pages) X RCE (2 pages)
NAME OF INVENTOR(S):		RECEIPT DATE & SERIAL NO.:
Mansoori		Serial No.: 10/620,492 Filing Date: 07/16/2003 Conf. No.: 9069
TITLE OF INVENTION:		
Method to Reduce Transistor		
TI FILE NO.:	DEPOSIT ACCT. NO.:	1
TI-35375	20-0668	
FAXED: 2/9/2006		1
DUE: 11/10/2005		1
ATTY/SECY: JJG		

This facsimile is intended only for the use of the address named and contains legally privileged and/or confidential information. If you are not the intended recipient of this telecopy, you are hereby notified that any dissemination, distribution, copying or use of this communication is strictly prohibited. Applicable privileges are not walved by virtue of the document having been transmitted by Facsimile. Any misdirected facsimiles should be returned to the sender by mail at the address indicated on this cover sheet.

Texas Instruments Incorporated PO Box 655474, M/S 3999 Dallas, TX 75074